

LTC1872

Constant Frequency Current Mode Step-Up DC/DC Controller in SOT-23

- **High Efficiency: Over 90%**
- **High Output Currents Easily Achieved**
- Wide V_{IN} Range: 2.5V to 9.8V
- **V_{OUT} Limited Only by External Components**
- **Constant Frequency 550kHz Operation**
- **Burst Mode[™] Operation at Light Load**
- Current Mode Operation for Excellent Line and Load Transient Response
- Low Quiescent Current: 270µA
- Shutdown Mode Draws Only 8uA Supply Current
- \blacksquare \pm 2.5% Reference Accuracy
- **Tiny 6-Lead SOT-23 Package**

APPLICATIONS

- Lithium-Ion-Powered Applications **Boston** Control Cont
- Cellular Telephones
- Wireless Modems
- Portable Computers
- Scanners

FEATURES DESCRIPTIO U

1872 TAO⁻

The LTC® 1872 is a constant frequency current mode stepup DC/DC controller providing excellent AC and DC load and line regulation. The device incorporates an accurate undervoltage lockout feature that shuts down the LTC1872 when the input voltage falls below 2.0V.

The LTC1872 boasts $a \pm 2.5$ % output voltage accuracy and consumes only 270µA of quiescent current. For applications where efficiency is a prime consideration, the LTC1872 is configured for Burst Mode operation, which enhances efficiency at low output current.

In shutdown, the device draws a mere 8µA. The high 550kHz constant operating frequency allows the use of a small external inductor.

The LTC1872 is available in a small footprint 6-lead

 $\overline{\mathcal{I}\mathcal{I}}$, LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a trademark of Linear Technology Corporation.

Efficiency vs Load Current

Figure 1. LTC1872 High Output Current 3.3V to 5V Boost Converter

R1: DALE 0.25W

ABSOLUTE MAXIMUM RATINGS W W W U

(Note 1)

PACKAGE/ORDER INFORMATION

Consult factory for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The ● **denotes specifications that apply over the full operating temperature** range, otherwise specifications are at $T_A = 25^\circ \text{C}$. $V_{IN} = 4.2V$ unless otherwise specified. (Note 2)

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The LTC1872E is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula:

$$
T_J = T_A + (P_D \bullet \theta_{JA} \circ C/W)
$$

Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.

Note 5: The LTC1872 is tested in a feedback loop that servos V_{FB} to the output of the error amplifier.

Note 6: Guaranteed by design at duty cycle = 30%. Peak current sense voltage is $V_{REF}/6.67$ at duty cycle <40%, and decreases as duty cycle increases due to slope compensation as shown in Figure 2.

TYPICAL PERFORMANCE CHARACTERISTICS W U

PIN FUNCTIONS

I_{TH}/RUN (Pin 1): This pin performs two functions. It serves as the error amplifier compensation point as well as the run control input. Nominal voltage range for this pin is 0.7V to 1.9V. Forcing this pin below 0.35V causes the device to be shut down. In shutdown all functions are disabled and the NGATE pin is held low.

GND (Pin 2): Ground Pin.

VFB (Pin 3): Receives the feedback voltage from an external resistive divider across the output.

SENSE– (Pin 4): The Negative Input to the Current Comparator.

VIN (Pin 5): Supply Pin. Must be closely decoupled to GND Pin 2.

NGATE (Pin 6): Gate Drive for the External N-Channel MOSFET. This pin swings from 0V to V_{IN} .

FUNCTIONAL DIAGRAM

OPERATIOU (Refer to Functional Diagram)

Main Control Loop

The LTC1872 is a constant frequency current mode switching regulator. During normal operation, the external N-channel power MOSFET is turned on each cycle by the oscillator and turned off when the current comparator (ICMP) resets the RS latch. The peak inductor current at which ICMP resets the RS latch is controlled by the voltage on the I_{TH}/RUN pin, which is the output of the error amplifier EAMP. An external resistive divider connected between V_{OIII} and ground allows the EAMP to receive an output feedback voltage V_{FB} . When the load current increases, it causes a slight decrease in V_{FB} relative to the

0.8V reference, which in turn causes the I_{TH}/RUN voltage to increase until the average inductor current matches the new load current.

The main control loop is shut down by pulling the I_{TH}/RUN pin low. Releasing I_{TH}/RUN allows an internal $0.5\mu A$ current source to charge up the external compensation network. When the I_{TH}/RUN pin reaches 0.35V, the main control loop is enabled with the I_{TH}/RUN voltage then pulled up to its zero current level of approximately 0.7V. As the external compensation network continues to charge up, the corresponding output current trip level follows, allowing normal operation.

OPERATION (Refer to Functional Diagram)

Comparator OVP guards against transient overshoots > 7.5% by turning off the external N-channel power MOSFET and keeping it off until the fault is removed.

Burst Mode Operation

The LTC1872 enters Burst Mode operation at low load currents. In this mode, the peak current of the inductor is set as if $V_{\text{ITH}}/RUN = 1V$ (at low duty cycles) even though the voltage at the I_{TH}/RUN pin is at a lower value. If the inductor's average current is greater than the load requirement, the voltage at the I_{TH}/RUN pin will drop. When the I_{TH}/RUN voltage goes below 0.85V, the sleep signal goes high, turning off the external MOSFET. The sleep signal goes low when the I_{TH}/RUN voltage goes above 0.925V and the LTC1872 resumes normal operation. The next oscillator cycle will turn the external MOSFET on and the switching cycle repeats.

Undervoltage Lockout

To prevent operation of the N-channel MOSFET below safe input voltage levels, an undervoltage lockout is incorporated into the LTC1872. When the input supply voltage drops below approximately 2.0V, the N-channel MOSFET and all circuitry is turned off except the undervoltage block, which draws only several microamperes.

Overvoltage Protection

The overvoltage comparator in the LTC1872 will turn the external MOSFET off when the feedback voltage has risen 7.5% above the reference voltage of 0.8V. This comparator has a typical hysteresis of 20mV.

Slope Compensation and Inductor's Peak Current

The inductor's peak current is determined by:

$$
I_{PK} = \frac{V_{ITH} - 0.7}{10(R_{SENSE})}
$$

when the LTC1872 is operating below 40% duty cycle. However, once the duty cycle exceeds 40%, slope compensation begins and effectively reduces the peak inductor current. The amount of reduction is given by the curves in Figure 2.

Short-Circuit Protection

Since the power switch in a boost converter is not in series with the power path from input to load, turning off the switch provides no protection from a short-circuit at the output. External means such as a fuse in series with the boost inductor must be employed to handle this fault condition.

Figure 2. Maximum Output Current vs Duty Cycle

The basic LTC1872 application circuit is shown in Figure 1. External component selection is driven by the load requirement and begins with the selection of L1 and RSENSE (= R1). Next, the power MOSFET and the output diode D1 is selected followed by $C_{IN}(= C1)$ and $C_{OUT}(= C2)$.

RSENSE Selection for Output Current

R_{SENSE} is chosen based on the required output current. With the current comparator monitoring the voltage developed across R_{SFNSF}, the threshold of the comparator determines the inductor's peak current. The output current the LTC1872 can provide is given by:

$$
I_{OUT} = \left(\frac{0.12}{R_{SENSE}} - \frac{I_{RIPPLE}}{2}\right) \frac{V_{IN}}{V_{OUT} + V_D}
$$

where I_{RIPPLE} is the inductor peak-to-peak ripple current (see Inductor Value Calculation section) and V_D is the forward drop of the output diode at the full rated output current.

A reasonable starting point for setting ripple current is:

$$
I_{RIPPLE} = (0.4)(I_{OUT})\frac{V_{OUT} + V_D}{V_{IN}}
$$

Rearranging the above equation, it becomes:

$$
R_{\text{SENSE}} = \frac{1}{(10)(I_{\text{OUT}})} \left(\frac{V_{\text{IN}}}{V_{\text{OUT}} + V_{\text{D}}}\right)
$$

for Duty Cycle < 40%

However, for operation that is above 40% duty cycle, slope compensation's effect has to be taken into consideration to select the appropriate value to provide the required amount of current. Using the scaling factor (SF, in %) in Figure 2, the value of R_{SENSE} is:

$$
R_{\text{SENSE}} = \frac{\text{SF}}{(10)(I_{\text{OUT}})(100)} \left(\frac{V_{\text{IN}}}{V_{\text{OUT}} + V_{\text{D}}}\right)
$$

Inductor Value Calculation

The operating frequency and inductor selection are interrelated in that higher operating frequencies permit the use of a smaller inductor for the same amount of inductor ripple current. However, this is at the expense of efficiency due to an increase in MOSFET gate charge losses.

The inductance value also has a direct effect on ripple current. The ripple current, $I_{\text{RIPPI F}}$, decreases with higher inductance or frequency and increases with higher V_{OUT} . The inductor's peak-to-peak ripple current is given by:

$$
I_{RIPPLE} = \frac{V_{IN}}{f(L)} \left(\frac{V_{OUT} + V_D - V_{IN}}{V_{OUT} + V_D} \right)
$$

where f is the operating frequency. Accepting larger values of I_{RIPPLE} allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is:

$$
I_{RIPPLE} = 0.4 \left(I_{OUT \left(MAX \right)} \right) \left(\frac{V_{OUT} + V_D}{V_{IN}} \right)
$$

In Burst Mode operation, the ripple current is normally set such that the inductor current is continuous during the burst periods. Therefore, the peak-to-peak ripple current must not exceed:

$$
I_{RIPPLE} \leq \frac{0.03}{R_{SENSE}}
$$

This implies a minimum inductance of:

$$
L_{MIN} = \frac{V_{IN}}{f\left(\frac{0.03}{R_{SENSE}}\right)} \left(\frac{V_{OUT} + V_D - V_{IN}}{V_{OUT} + V_D}\right)
$$

A smaller value than L_{MIN} could be used in the circuit; however, the inductor current will not be continuous during burst periods.

Inductor Selection

When selecting the inductor, keep in mind that inductor saturation current has to be greater than the current limit set by the current sense resistor. Also, keep in mind that the DC resistance of the inductor will affect the efficiency. Off the shelf inductors are available from Murata, Coilcraft, Toko, Panasonic, Coiltronics and many other suppliers.

Power MOSFET Selection

The main selection criteria for the power MOSFET are the threshold voltage V_{GS(TH)}, the "on" resistance R_{DS(ON)}, reverse transfer capacitance C_{RSS} and total gate charge.

Since the LTC1872 is designed for operation down to low input voltages, a logic level threshold MOSFET $(R_{DS(ON)}$ guaranteed at V_{GS} = 2.5V) is required for applications that work close to this voltage. When these MOSFETs are used, make sure that the input supply to the LTC1872 is less than the absolute maximum V_{GS} rating, typically 8V.

The required minimum $R_{DS(ON)}$ of the MOSFET is governed by its allowable power dissipation given by:

$$
R_{DS(ON)} \cong \frac{P_P}{\left(DC\right)I_{IN}^2\left(1+\delta p\right)}
$$

where P_P is the allowable power dissipation and δp is the temperature dependency of $R_{DS(ON)}$. (1 + δp) is generally given for a MOSFET in the form of a normalized $R_{DS(ON)}$ vs temperature curve, but $\delta p = 0.005$ /°C can be used as an approximation for low voltage MOSFETs. DC is the maximum operating duty cycle of the LTC1872.

Output Diode Selection

Under normal load conditions, the average current conducted by the diode in a boost converter is equal to the output load current:

 $I_{D(\text{avg})} = I_{\text{OUT}}$

It is important to adequately specify the diode peak current and average power dissipation so as not to exceed the diode ratings.

Schottky diodes are recommended for low forward drop and fast switching times. Remember to keep lead length short and observe proper grounding (see Board Layout Checklist) to avoid ringing and increased dissipation.

C_{IN} and C_{OUT} Selection

To prevent large input voltage ripple, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current for a boost converter is approximately equal to:

 C_{IN} Required I_{RMS} \approx (0.3) I_{RIPPLE}

where IRIPPLE is as defined in the Inductor Value Calculation section.

Note that capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than required. Several capacitors may be paralleled to meet the size or height requirements in the design. Due to the high operating frequency of the LTC1872, ceramic capacitors can also be used for C_{IN} . Always consult the manufacturer if there is any question.

The selection of C_{OUT} is driven by the required effective series resistance (ESR). Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering. The output ripple (ΔV_{OUT}) is approximated by:

7

$$
\Delta V_{OUT} \approx \left(I_0 \bullet \frac{V_{OUT} + V_D}{V_{IN}} + \frac{I_{RIPPLE}}{2} \right) \bullet
$$

$$
\left[ESR^2 + \left(\frac{1}{2\pi f C_{OUT}} \right)^2 \right]^{\frac{1}{2}}
$$

where f is the operating frequency, C_{OUT} is the output capacitance and I_{RIPPIF} is the ripple current in the inductor.

Manufacturers such as Nichicon, United Chemicon and Sanyo should be considered for high performance throughhole capacitors. The OS-CON semiconductor dielectric capacitor available from Sanyo has the lowest ESR (size) product of any aluminum electrolytic at a somewhat higher price. The output capacitor RMS current is approximately equal to:

$$
I_{PK}\bullet\sqrt{DC-DC^2}
$$

where I_{PK} is the peak inductor current and DC is the switch duty cycle.

When using electrolytic output capacitors, if the ripple and ESR requirements are met, there is likely to be far more capacitance than required.

In surface mount applications, multiple capacitors may have to be paralleled to meet the ESR or RMS current handling requirements of the application. Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. An excellent choice of tantalum capacitors is the AVX TPS and KEMET T510 series of surface mount tantalum capacitors. Also, ceramic capacitors in X5R pr X7R dielectrics offer excellent performance.

Low Supply Operation

Although the LTC1872 can function down to approximately 2.0V, the maximum allowable output current is reduced when V_{IN} decreases below 3V. Figure 3 shows the amount of change as the supply is reduced down to 2V. Also shown in Figure 3 is the effect of V_{IN} on V_{REF} as V_{IN} goes below 2.3V.

Setting Output Voltage

The LTC1872 develops a 0.8V reference voltage between the feedback (Pin 3) terminal and ground (see Figure 4). By selecting resistor R1, a constant current is caused to flow through R1 and R2 to set the overall output voltage. The regulated output voltage is determined by:

Figure 3. Line Regulation of V_{REF} and V_{ITH}

Figure 4. Setting Output Voltage

For most applications, an 80k resistor is suggested for R1. To prevent stray pickup, locate resistors R1 and R2 close to LTC1872.

Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

Efficiency = $100\% - (n1 + n2 + n3 + ...)$

where η1, η2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC1872 circuits: 1) LTC1872 DC bias current, 2) MOSFET gate charge current, 3) 1^2R losses and 4) voltage drop of the output diode.

1. The V_{IN} current is the DC supply current, given in the electrical characteristics, that excludes MOSFET driver and control currents. V_{IN} current results in a small loss which increases with V_{IN} .

- 2. MOSFET gate charge current results from switching the gate capacitance of the power MOSFET. Each time a MOSFET gate is switched from low to high to low again, a packet of charge, dQ, moves from V_{IN} to ground. The resulting dQ/dt is a current out of V_{IN} which is typically much larger than the contoller's DC supply current. In continuous mode, $I_{GATFCHG} = f(Qp)$.
- 3. I2R losses are predicted from the DC resistances of the MOSFET, inductor and current sense resistor. The MOSFET $R_{DS(ON)}$ multiplied by duty cycle times the average output current squared can be summed with I²R losses in the inductor ESR in series with the current sense resistor.
- 4. The output diode is a major source of power loss at high currents. The diode loss is calculated by multiplying the forward voltage by the load current.
- 5. Transition losses apply to the external MOSFET and increase at higher operating frequencies and input voltages. Transition losses can be estimated from:

Transition Loss = $2(V_{IN})^2I_{IN(MAX)}C_{RSS}(f)$

Other losses, including C_{IN} and C_{OUT} ESR dissipative losses, and inductor core losses, generally account for less than 2% total additional loss.

PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC1872. These items are illustrated graphically in the layout diagram in Figure 5. Check the following in your layout:

- 1. The Schottky diode should be closely connected between the output capacitor and the drain of the external MOSFET.
- 2. The $(+)$ plate of C_{IN} should connect to the sense resistor as closely as possible. This capacitor provides AC current to the inductor.
- 3. The input decoupling capacitor $(0.1\mu F)$ should be connected closely between V_{IN} (Pin 5) and ground (Pin 2).
- 4. Connect the end of R_{SENSE} as close to V_{IN} (Pin 5) as possible. The V_{IN} pin is the SENSE⁺ of the current comparator.
- 5. The trace from SENSE– (Pin 4) to the Sense resistor should be kept short. The trace should connect close to R_{SFNSF}.
- 6. Keep the switching node NGATE away from sensitive small signal nodes.
- 7. The V_{FB} pin should connect directly to the feedback resistors. The resistive divider R1 and R2 must be connected between the $(+)$ plate of C_{OUT} and signal ground.

Figure 5. LTC1872 Layout Diagram (See PC Board Layout Checklist)

TYPICAL APPLICATIO U

LTC1872 12V/500mA Boost Converter

TYPICAL APPLICATIO U

PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

3. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR

4. MOLD FLASH SHALL NOT EXCEED 0.254mm

5. PACKAGE EIAJ REFERENCE IS SC-74A (EIAJ)

RELATED PARTS

